跪求一个交通灯控制器的verilog代码
发布网友
发布时间：2022-04-29 07:26
共2个回答
热心网友
时间：2022-06-21 03:17
red1, yellow1, green1, red2, yellow2, green2);
input clock, reset, sensor1, sensor2;
output red1, yellow1, green1, red2, yellow2, green2;
// Define the states
parameter st0 = 0, st1 = 1, st2 = 2, st3 = 3,
st4 = 4, st5 = 5, st6 = 6, st7 = 7;
reg [2:0] state, nxstate ;
reg red1, yellow1, green1, red2, yellow2, green2;
// state update
always @(posedge clock or posedge reset)
begin
if (reset)
state = st0 ;
else
state = nxstate;
end
// Calculate the next state and the outputs,
always @(state or sensor1 or sensor2)
begin
red1 = 1'b0; yellow1 = 1'b0; green1 = 1'b0;
red2 = 1'b0; yellow2 = 1'b0; green2 = 1'b0;
case (state)
st0: begin
green1 = 1'b1;
red2 = 1'b1;
if (sensor2 == sensor1)
nxstate = st1;
else if (~sensor1 & sensor2)
nxstate = st2;
else
nxstate = st0;
end
st1: begin
green1 = 1'b1;
red2 = 1'b1;
nxstate = st2;
end
st2: begin
green1 = 1'b1;
red2 = 1'b1;
nxstate = st3;
end
st3: begin
yellow1 = 1'b1;
red2 = 1'b1;
nxstate = st4;
end
st4: begin
red1 = 1'b1;
green2 = 1'b1;
if (~sensor1 & ~sensor2)
nxstate = st5;
else if (sensor1 & ~sensor2)
nxstate = st6;
else
nxstate = st4;
end
st5: begin
red1 = 1'b1;
green2 = 1'b1;
nxstate = st6;
end
st6: begin
red1 = 1'b1;
green2 = 1'b1;
nxstate = st7;
end
st7: begin
red1 = 1'b1;
yellow2 = 1'b1;
nxstate = st0;
end
endcase
end
endmole
热心网友
时间：2022-06-21 03:18
